74HC195 ( 4-bit parallel access shift register) PT100/PT1000 RTD Output Current: 5

Output Current: 5

Potable size

which is designed specifically for that purpose

When CE is LOW internal state changes are initiated synchronously bythe LOW-to-HIGH transition of the clock input

Once we have the x/y movements we can integrate these values over time with the current yaw to arrive at an estimate of position

74HC195 ( 4-bit parallel access shift register) PT100/PT1000 RTD Output Current: 5Introduction : 74HC195 is a high speed 4 bit SHIFTREGISTER utilizes advanced silicon gate CMOS technolo gy to achieve the low power consumption and high noiseimmunity of standard CMOS integrated circuits, along withthe ability to drive 10 LS TTL loads at LS type speeds. This shift register features parallel inputs, parallel outputs, J Kserial inputs, SHIFT LOAD control input, and a directoverriding CLEAR. This shift register can operate in twomodes: